Abstract-To make the best possible use of the higher luminosity provided by the upgraded HERA collider, the HI collaboration has built the Fast Track Trigger (FTT). It is integrated in the first three levels (Li-L3) of the HI trigger scheme and provides enhanced selectivity for events with charged particles. The FTT allows the reconstruction of tracks in the central drift chambers down to 100 MeV. Within the 2.3 ,us latency of the first trigger level coarse two dimensional track information in the plane transverse to the beam is provided. At the second trigger level (20 ,us latency), high resolution, three dimensional tracks are reconstructed. Trigger decisions are derived from track momenta, multiplicities and topologies. At the third trigger level a farm of commercial PowerPC boards allows a partial event reconstruction. Within the L3 latency of 100 ,us exclusive final states (e.g. D*, J/) are identified using track based invariant mass calculations. In addition an on-line particle identification of electrons and muons with additional information from other subdetectors is performed. First results obtained from the third level, which is fully operational since 2006, are presented.
10.4 MHz. To exploit the higher luminosity provided after the HERA machine upgrade the HI experiment [1] has built a three level Fast Track Trigger FTT [2] . The task of the FTT system is to provide a high reduction factor to cope with the increased event rates at the upgraded HERA machine. The capability of the third trigger level (L3) to perform a track based on-line event reconstruction including invariant mass calculations and combinations of subsystem information offers the possibility to reduce the rates significantly. Constraints due to a fixed available rate budget for these exclusive triggers require large reduction factors whilst keeping a high efficiency for physics signals of interest. Some final state topologies that are selected by L3 and their corresponding event rates including previous trigger levels are given in 
II. THE FTT LEVEL ONE AND TWO SYSTEMS
The FTT utilizes 12 wire layers out of the 56 wire layers of the HI Central Jet Chambers as shown in figure 1. These 12 cJc1 CJC2,. wire layers are organized in four trigger layers of three wire layers within which a search for track segments is performed. The analogue signals from both ends of the selected wires are digitized with a sampling rate of 80 MHz. Hits are identified by a fast Qt algorithm implemented in a FPGA. The z-position (along the beam and chamber wire direction) is determined using charge division [3] . At LI track segments are found by filling the identified hits into shift registers. [4] and [5] .
In the L2 system [6] , the full 80 MHz information is restored and used for validating the track segments found at LI. The linking step is repeated using histograms with 60 x 640 bins in the io plane. As a coincidence of at least 2 out of 4 trigger layers precise two dimensional tracks are found. Afterwards the 3-dimensional hit information of the validated track segments is used by six Multi Purpose Boards (MPB [7] , [8] ) for a track fit [9] . For this purpose each MPB is equipped with four Floating-Point DSPs (TexasInstruments  TMS32OC6701) . A non-iterative helix track fit [10] uses the x-and y-positions of the track segments to determine i and X whereas a linear fit of the z-position of the track segments yields the polar angle 0. To improve the track parameter resolution a primary vertex constraint is applied. Each the muon chambers and the calorimeter system.
III. THE FTT LEVEL THREE SYSTEM
Within the L3 latency of the HI central trigger of about 100 ,us a trigger decision based on invariant mass calculations and particle identifications is derived. The hardware of the third trigger level [12] consists of five (extendable up to 16) commercial VME PowerPCs [13] operated with the real time operating system vxWorks [14] . A schematic overview of the L3 system is shown in figure 3 . The data are received on a LVDS channel link interface card ('SCS Piggy back card', [8] ) attached to a custom made 'Receiver card'. The 'Receiver card' utilizing a single FPGA (Altera EP2OK400) receives and buffers the L2 data. PowerPC card §b1ef to control and read out the L3 system allowing off-line data consistency checks.
A. Data processing A detailed sketch of the data processing and signal handling is shown in figure 4 . The data are transmitted from the 'Receiver card' to the 'PMC-DPIO card' and via the PCI bridge to the PowerPC. The data processing is divided into three subsequent 'steps' which consist of several threads: 1) the data transmission step, 2) the preparation step, 3) the selection step. The inter process communication and synchronization is done using special signals called semaphores provided by the real time operating system. A semaphore has -to first approximation -two different states, 'locked' or 'unlocked', and is able to control threads with different priorities as used in the three processing steps. In addition they guarantee a fast and prompt answer to interrupts necessary to ensure decisions within the 100 ,us L3 latency. The data transmission step contains the reception of the L2 data and the data distribution within the L3 system. The reception of the first word of the L2 event data by the FIFO on the 'PMC-DPIO card' is indicated to the CPU of the PowerPC via a PCI interrupt. This interrupt initiates a Direct Memory Access (DMA) transfer of the content of the FIFO to a dedicated memory address. The end of the DMA data transfer is marked by an end of transfer interrupt (EOT-IR) delivered by the 'PMC-DPIO card'. With the EOT-IR the data preparation step starts. First an on-line consistency check of the transmitted data is performed. Afterwards the data preparation step converts them into the format used by the selection algorithms. As soon as the data preparation has finished the third processing step is released running the different selection algorithms. The first two processing steps are identical on every PowerPC whereas the third processing step is specific and contains physics selection algorithms which are discussed in section IV. Modifications to the executed selection algorithms are documented by version numbers stored to the HI database. This allows the off-line verification of the FTT trigger decision as well as trigger simulations taking the actual trigger settings and selection algorithms into account.
B. Optimizations and latency constraints
The simultaneous data transfer to the 'PMC-DPIO cards' from the 'Receiver card' ensures data transmissions within 10 ,us. The time used to transfer the data from the FIFO of the 'PMC-DPIO card' to the memory of the PowerPCs using the fast DMA access is negligible. Key factors for the L3 software design are a minimal interrupt latency and a short thread switching latency. A real time operating system like vxWorks fulfills these requirements. In the preparation step, kinematic and other variables are calculated that are used by the various selection algorithms.
This includes the calculation of the momentum components Px, py, pz from l/pt, q, cot(0) delivered by the L2 track fit.
Energies of tracks are calculated for all those particle mass hypotheses which are later used in the invariant mass calculation. To reduce the preparation time Taylor approximations for trigonometrical functions are used. In addition the track lookup for the muon identification is made. The preparation step needs up to 30 us leaving about 60 us for the actual selection algorithms running in the selection step where e.g. invariant masses are calculated. In order to be fast, the equations used by the selection algorithms contain e.g. squared terms instead of square roots and Taylor approximations wherever possible. The time consumption for each step is shown in figure 5 scattering processes, demanding high selectivity and precision. Two example applications are discussed. First the on-line D* selection including a discussion of first results, second the on-line particle identification for electrons and muons is presented.
A. Identification of D* mesons at L3
The selection of D* mesons is done in the so called 'golden 10 shows the L3 electron identification efficiency for two single tag electron finder with a medium (1.5 GeV) and a high (2.0 GeV) pt-threshold and for a double tag electron finder with a low (1.2 GeV) pt-threshold. The rate reduction achieved ranges from a factor of 15 for the medium Ptthreshold to 100 for the high pt-threshold. Only with a double tag electron finder it is possible to go to the lowest pt-threshold of 1.2 GeV. Because of using somewhat relaxed cuts a higher electron identification efficiency is achieved for the double tag electron finder compared to the single tag electron finders, see figure 10 .
C. Identification of muons in L3
The L3 muon identification is performed by validating FTT tracks with LI information received from the muon trigger system. The main focus is to increase the discrimination between muons originating from the ep triggering D* mesons using the golden decay channel and for triggering electrons and muons from b-quark decays using particle identification algorithms. Large data samples collected by those triggers will permit complementary measurements of the gluon density of the proton in charm and beauty production in an extended kinematic region at lowest transverse momenta. 
